


Vishay Siliconix



Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	900				
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	3.7			
Q _g (Max.) (nC)	78				
Q _{gs} (nC)	10				
Q _{gd} (nC)	42				
Configuration	Single				





FEATURES

- · Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- Isolated Central Mounting Hole
- · Fast Switching
- · Ease of Paralleling
- · Simple Drive Requirements
- · Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because its isolated mounting hole. It also provides greater creepage distances between pins to meet the requirements of most safety specifications.

ORDERING INFORMATION	
Package	TO-247
Land (Dh) free	IRFPF30PbF
Lead (Pb)-free	SiHFPF30-E3
SnPb	IRFPF30
	SiHFPF30

ABSOLUTE MAXIMUM RATINGS $T_C = 25 \degree C$, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V _{DS}	900	N		
Gate-Source Voltage			V _{GS}	± 20	V	
Continuous Drain Current	V _{GS} at 10 V	$T_C = 25 °C$ $T_C = 100 °C$		3.6		
	VGS at 10 V	T _C = 100 °C	I _D	2.3	A	
Pulsed Drain Current ^a			I _{DM}	14	1	
Linear Derating Factor				1.0	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	170	mJ	
Repetitive Avalanche Current ^a			I _{AR}	3.6	Α	
Repetitive Avalanche Energy ^a			E _{AR}	13	mJ	
Maximum Power Dissipation	T _C =	25 °C	PD	125	W	
Peak Diode Recovery dV/dtc		dV/dt	1.5	V/ns		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N ⋅ m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 24 mH, $R_G = 25 \Omega$, $I_{AS} = 3.6 \text{ A}$ (see fig. 12).

c. $I_{SD} \leq 3.6$ A, dl/dt ≤ 70 A/µs, $V_{DD} \leq 600$, $T_J \leq 150$ °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RA	TINGS							
PARAMETER	SYMBOL	TYP. MAX.			UNIT			
Maximum Junction-to-Ambient	R _{thJA}	- 40 0.24 - 1.0			°C/W			
Case-to-Sink, Flat, Greased Surface	R _{thCS}							
Maximum Junction-to-Case (Drain)	R _{thJC}							
	I		I			1		
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless otherv	vise noted						
PARAMETER	SYMBOL		CONDITIC	ONS	MIN.	TYP.	MAX.	UNIT
Static	I						I	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0$	V, I _D = 25	50 μA	900	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I	_D = 1 mA	-	1.1	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$			2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V			-	-	± 100	nA
		V _{DS} = 900 V, V _{GS} = 0 V	= 0 V	-	-	100	μA	
Zero Gate Voltage Drain Current	IDSS	V_{DS} = 720 V, V_{GS} = 0 V, T_{J} = 125 °C		T _J = 125 °C	-	-		500
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D	= 2.2 A ^b	-	-	3.7	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 10	00 V, I _D = 2	2.2 A ^b	2.3	-	-	S
Dynamic							•	
Input Capacitance	C _{iss}	V	V _{GS} = 0 V,		-	1200	-	
Output Capacitance	C _{oss}	$V_{DS} = 25 V$,		-	320	-	pF	
Reverse Transfer Capacitance	C _{rss}	f = 1.0	MHz, see	fig. 5	-	200	-	
Total Gate Charge	Qg			-	-	78		
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		I _D = 3.6 A, V _{DS} = 360 V see fig. 6 and 13 ^b	-	-	10	nC
Gate-Drain Charge	Q _{gd}]		gi o alla ro	-	-	42	
Turn-On Delay Time	t _{d(on)}		•		-	14	-	
Rise Time	tr		V_{DD} = 450 V, I _D = 3.6 A, R _G = 12 Ω, R _D = 120 Ω, see fig. 10 ^b		-	25	-	ns
Turn-Off Delay Time	t _{d(off)}				-	90	-	
Fall Time	t _f]			-	30	-	1
Internal Drain Inductance	L _D	, ,	Between lead, 6 mm (0.25") from		-	5.0	-	n⊔
Internal Source Inductance	L _S	die contact		-	13	-	nH	
Drain-Source Body Diode Characteristic	s							
Continuous Source-Drain Diode Current	١ _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	3.6	A	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	14		
Body Diode Voltage	V _{SD}	$T_{J} = 25 \text{ °C}, I_{S} = 3.6 \text{ A}, V_{GS} = 0 \text{ V}^{b}$			-	-	1.8	V
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 3.6 \text{ A}, \text{ dl/dt} = 100 \text{ A/}\mu\text{s}^b$		-	430	650	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.4	2.1	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn			-on is dor	ninated b	y L _S and	L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix






Fig. 1 - Typical Output Characteristics, $T_C = 25 \ ^\circ C$




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit



VISHA

Fig. 12b - Unclamped Inductive Waveforms






Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix





Peak Diode Recovery dV/dt Test Circuit

* V_{GS} = 5 V for logic level and 3 V drive devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91249.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.